

ISBN: 978-981-10-6875-1

Search Q 📜 Log in



**Progress in Advanced Computing and Intelligent Engineering** pp 519–532

## N-bit Pipelined CSM Based Square Root Circuit for Binary Numbers

<mark>Siba Kumar Panda</mark>⊠, <u>Arpita Jena</u> & <u>Dhruba Charan Panda</u>

Conference paper | First Online: 22 December 2017

944 Accesses

Part of the <u>Advances in Intelligent Systems and Computing</u> book series (AISC, volume 564)

## Abstract

Uniqueness is the key to go forward and maintain a spirited advantage in high-end research. By means of interdisciplinary research from the theory of very large-scale integration to signal processing prospective, it provides a systematic approach to the design and analysis of various circuits that are mainly intended for a variety of VLSI signal processing applications. This work presents an efficient design and implementation of n-bit pipelined square root circuit. An idea of a square root circuit with using a controlled subtract-multiplex (CSM) block is introduced here. In this paper, we have implemented a popular algorithm called non-restoring algorithm